Abstract
I. INTRODUCTION
Digital function minimization is a classical problem, for which various techniques have been proposed by researchers over the time based on the work by Shannon in 1938 [1] . Minimization using Chart Method was proposed by Veitch in 1952 [2] which was further carried on by Karnaugh in 1953 [3] , popularly known as Karnaugh Map or K-map which can be used to minimize upto 6 variables efficiently. If the number of variables increases complexicity increases [4] . Quine-McCluskey Method is also an important method used for minimization in software implementation, proposed by Quinne in 1952 [5] and improved by McClauskey [6] [7] by using don"t care [8] prime implicants [9] . Implementation of Logic Switching circuit has two types: Two-level synthesis and multilevel synthesis [10] . Implementation of multilevel synthesis faces problems like propagation delay, errors and complexity in designing although it requires fewer gates and fewer connections compared to two level synthesis [11] [12] [13] [14] [15] [16] 
II. INTRODUCTION TO THE ALGORITHM
In the proposed algorithm, the inputs are given in the form of a .txt file. These inputs are stored in the system which is defined location saved by the user. These are store in a two dimensional array and arrange the in an ascending order. The inputs can have only three characters "0","1"and "-". After arranging we check for difference in 1 bits among two input minterms, and if there exist such pairs we replace them with "-" character in both the minterms and we store them in another array and repeat the same three times to get the minimized terms. In the end we plot the prime implicant table using the input minterms and the minimized prime implicants. The algorithm has been described below elaborately.
1 Three variables r1,r2 and c are initialised which depict row1, row2 and column of the charmap array. III.
Using for loop, value of a particular column of both the rows are compared to find a difference in 1 bit. IV.
While comparing the elements of the two rows if there is a difference in bits, a flag, "flag0" is incremented. V.
After the elements of the whole row are checked, we check the value of "flag0". If the value of "flag0" is 1 we replace that particular bit by "-" and store the whole row in 9. Repeat steps 7 and 8 for two more times. We have seen with trial and error method that repeating these steps more than 3 times does give the same result, so we repeat only 3 times. 10. Finally the minimised terms are displayed. 11. We also plot the Prime Implicant Table by declaring an array 
CONCLUSION
This is an organized method used in the simplification process of logic functions which requires very less time and avoids cumbersome manipulations and calculations compared to Karnaugh map method. From this paper we have seen that minimized functions can be obtained by combining minterms by sorting and forming sets. We have seen that this algorithm is very much effective in reducing complexity of multiple input/output digital circuits which is beyond the capacity of a Karnaugh map. This algorithm is very much helpful in designing the combinational circuits, which are the building blocks of sequential circuits; also it is used in designing PLA.
